

Gate resistor installed Dual N-channel MOS FET For lithium-ion secondary battery protection circuits


### **General Features**


- Low source-source ON resistance:Rss(on) typ. = 4.5 mΩ, (VGS = 4.5 V)
- CSP(Chip Size Package)
- RoHS compliant (EU RoHS / MSL:Level 1 compliant)

### Marking Symbol:16

### Packaging

•Embossed type (Thermo-compression sealing) : 10000pcs / reel (standard)





#### Absolute Maximum Ratings Ta = 25℃

Parameter		Symbol	Rating	Unit
Drain-Source Voltage		VDS	12	V
Gate-source Voltage *3		VGS	+/-10	V
Source Current	DC *1	IS1	8	A
	Pulse*2	ISp	80	A
Total Power Dissipation	DC *1	PD1	0.45	W

www.fnk-tech.com



Channel Temperature		Tch	150	°C	
Storage Temperature Range		Tota	-55 to	ĉ	
		Tstg	+150		
Thermal resistance(ch-a)	DC *1	Rth1	278	°C/W	

Note \*1 Mounted on FR4 board (25.4mm X25.4mmX t1.0mm, 36um Copper)

\*2 t = 10us, Duty Cycle  $\leq$ 1 %

#### Electrical Characteristics Ta = 25 °C ±3 °C

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Drain-source Breakdown Voltage	VDSS	IS = <b>250</b> u <b>A</b> , VGS = 0 V	12			V	
Zero Gate Voltage Source Current	ISSS	VSS = 12 V, VGS = 0 V			1.0	uA	
Gate-source Leakage Current	IGSS	VGS = ±10 V, VSS = 0 V			±10	uA	
Gate-source Threshold Voltage	Vth	IS = <b>250</b> u <b>A</b> , VSS = 10 V	0.45	0.7	1.0	V	
	RSS(on)1	IS = 4.0 A, VGS = 4.5 V		4.5	5.7		
Source-source On-state Resistance	RSS(on)2	IS = 4.0 A, VGS = 3.8 V		4.9	6.3	mΩ	
	RSS(on)3	IS = 4.0 A, VGS = 2.5 V		6.5	11	111 32	
Body Diode Forward Voltage	VF(s-s)	IF = 8.0 A, VGS = 0 V		0.8	1.2	V	
Input Capacitance <sup>*1</sup>	Ciss			4360			
Output Capacitance <sup>*1</sup>	Coss	VSS = 10 V, VGS = 0 V, f = 1 MHz		720		pF	
Reverse Transfer Capacitance *1	Crss			670			
Turn-on delay Time *1,*2	td(on)	VDD = 10 V, VGS = 0 to 4.0 V		2.2			
Rise Time *1,*2	tr	IS = 4.0 A		5.3		μ <b>S</b>	
Turn-off delay Time *1,*2	td(off)	) VDD = 10 V, VGS = 4.0 to 0 V		13.9			
Fall Time *1,*2	tf	IS = 4.0 A		12.1		μs	
Total Gate Charge <sup>*1</sup>	Qg	VDD = 10 V		42			
Gate-source Charge	Qgs	VGS = 0 to 4.0 V,		14		nC	
Gate-drain Charge *1	Qgd	IS = 4.0 A		13			


Note Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 Measuring methods for transistors.

\*1 Guaranteed by design, not subject to production testing


\*2 Measurement circuit for Turn-on Delay Time / Rise Time / Turn-off Delay Time / Fall Time

Note2:Measurement circuit







Technical Data (reference)













Square Wave Pulse Duration (s)






Unit: um





and Pattern (Reference) (Unit: um)





### ATTENTION:

■ FNK reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.

■ FNK assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all FNK products described or contained herein.

■ Specifications of any and all FNK products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

FNKstrives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

■ In the event that any or all FNK products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the FNK product that you intend to use.

FNK will supply the best possible product for customers!